JPH0348596B2 - - Google Patents

Info

Publication number
JPH0348596B2
JPH0348596B2 JP59155021A JP15502184A JPH0348596B2 JP H0348596 B2 JPH0348596 B2 JP H0348596B2 JP 59155021 A JP59155021 A JP 59155021A JP 15502184 A JP15502184 A JP 15502184A JP H0348596 B2 JPH0348596 B2 JP H0348596B2
Authority
JP
Japan
Prior art keywords
potential
circuit
word line
channel transistor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59155021A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6134796A (ja
Inventor
Shigeru Atsumi
Sumio Tanaka
Shinji Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP15502184A priority Critical patent/JPS6134796A/ja
Publication of JPS6134796A publication Critical patent/JPS6134796A/ja
Publication of JPH0348596B2 publication Critical patent/JPH0348596B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP15502184A 1984-07-25 1984-07-25 不揮発性メモリの行デコ−ダ回路 Granted JPS6134796A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15502184A JPS6134796A (ja) 1984-07-25 1984-07-25 不揮発性メモリの行デコ−ダ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15502184A JPS6134796A (ja) 1984-07-25 1984-07-25 不揮発性メモリの行デコ−ダ回路

Publications (2)

Publication Number Publication Date
JPS6134796A JPS6134796A (ja) 1986-02-19
JPH0348596B2 true JPH0348596B2 (en]) 1991-07-24

Family

ID=15596934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15502184A Granted JPS6134796A (ja) 1984-07-25 1984-07-25 不揮発性メモリの行デコ−ダ回路

Country Status (1)

Country Link
JP (1) JPS6134796A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2560020B2 (ja) * 1987-02-18 1996-12-04 株式会社日立製作所 半導体記憶装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57196627A (en) * 1981-05-29 1982-12-02 Hitachi Ltd Electronic circuit device
JPS58114396A (ja) * 1981-12-26 1983-07-07 Toshiba Corp 不揮発性メモリ−

Also Published As

Publication number Publication date
JPS6134796A (ja) 1986-02-19

Similar Documents

Publication Publication Date Title
JP3156618B2 (ja) 不揮発性半導体記憶装置
US5412331A (en) Word line driving circuit of a semiconductor memory device
US6252801B1 (en) Nonvolatile semiconductor memory device
US20060083062A1 (en) Block switch in flash memory device
KR100338772B1 (ko) 바이어스 라인이 분리된 비휘발성 메모리 장치의 워드라인 드라이버 및 워드 라인 드라이빙 방법
JPH0668690A (ja) 半導体装置における内部電圧発生回路および不揮発性半導体記憶装置
JPH097382A (ja) 不揮発性半導体メモリ装置のセンスアンプ
US6735120B2 (en) Semiconductor device having a high-speed data read operation
US5751643A (en) Dynamic memory word line driver
JP2007323808A (ja) 半導体記憶装置用xデコーダ
US5949735A (en) Row decoder for semiconductor memory device
US6064623A (en) Row decoder having global and local decoders in flash memory devices
US5243569A (en) Differential cell-type eprom incorporating stress test circuit
JPH09191093A (ja) 半導体メモリ装置のワードライン駆動方法
US5097450A (en) Semiconductor memory device having a plurality of memory blocks
US4974206A (en) Nonvolatile semiconductor memory device having reference potential generating circuit
US5038327A (en) Decoder circuit of erasable programmable read only memory for avoiding erroneous operation caused by parasitic capacitors
JPH0766675B2 (ja) プログラマブルrom
JPH0348596B2 (en])
KR100497688B1 (ko) 저전압플래시eeprom메모리용행구동회로
JP2655441B2 (ja) 読み出し専用半導体記憶装置
US4531202A (en) Semiconductor nonvolatile read only memory device
US5905691A (en) Semiconductor memory
JPS6364000B2 (en])
JP3221929B2 (ja) 半導体装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees